The memory hierarchy

M1 MOSIG – Operating System Design

Renaud Lachaize

Acknowledgments

- Many ideas and slides in these lectures were inspired by or even borrowed from the work of others:
 - Arnaud Legrand, Noël De Palma, Sacha Krakowiak
 - Randall Bryant, David O'Hallaron, Gregory Kesden, Markus Püschel (Carnegie Mellon University)
 - Textbook: Randall Bryant, David O'Hallaron. Computer Systems: A Programmer's Perspective, Prentice Hall. See chapter on "memory hierarchy".
 - CS 15-213/18-243 classes (many slides/figures directly adapted from these classes)

Introduction



Introduction (continued)



Cache

 Definition: Computer memory with short access time used for the storage of frequently or recently used instructions or data





Data in block b is needed

Block b is in cache: Hit!



Cache Performance Metrics

- Miss Rate
 - Fraction of memory references not found in cache (misses / accesses)
 = 1 hit rate

Hit Time

- Time to deliver a line in the cache to the processor
 - includes time to determine whether the line is in the cache

Miss Penalty

- Additional time required because of a miss
 - typically 50-200 cycles for main memory (Trend: increasing!)

Cache Performance Metrics (continued)

- Typical numbers for <u>a CPU cache</u>
 - Miss Rate
 - 3-10% for L1
 - can be quite small (e.g., < 1%) for L2, depending on size, etc.
 - Hit Time
 - 1-2 clock cycle for L1
 - 5-20 clock cycles for L2
 - Miss Penalty
 - typically 50-200 cycles for main memory (Trend: increasing!)

Lets think about those numbers

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Would you believe 99% hits is twice as good as 97%?
 - Consider:
 cache hit time of 1 cycle
 miss penalty of 100 cycles
 - Average access time:

97% hits: 1 cycle + 0.03 * 100 cycles = **4 cycles** 99% hits: 1 cycle + 0.01 * 100 cycles = **2 cycles**

• This is why "miss rate" is used instead of "hit rate"

Types of Cache Misses

Cold (compulsory) miss

Occurs on first access to a block

Conflict miss

- Most hardware caches limit blocks to a small subset (sometimes a singleton) of the available cache slots
 - e.g., block i must be placed in slot (i mod 4)
- Conflict misses occur when the cache is large enough, but multiple data objects all map to the same slot
 - e.g., referencing blocks 0, 8, 0, 8, ... would miss every time

Capacity miss

 Occurs when the set of active cache blocks (working set) is larger than the cache

Why Caches Work

- Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently
- Temporal locality:
 - Recently referenced items are likely to be referenced again in the near future

Spatial locality:

 Items with nearby addresses tend to be referenced close together in time





Example: Locality?

```
sum = 0;
for (i = 0; i < n; i++)
    sum += a[i];
return sum;
```

- Data:
 - Temporal: **sum** referenced in each iteration
 - Spatial: array a [] accessed in stride-1 pattern
- Instructions:
 - Temporal: cycle through loop repeatedly
 - Spatial: reference instructions in sequence
- Being able to assess the locality of code is a crucial skill for a programmer

Memory Hierarchies

- Some fundamental and enduring properties of hardware and software systems:
 - Faster storage technologies almost always cost more per byte and have lower capacity
 - The gaps between memory technology speeds are widening
 - True of registers \leftrightarrow DRAM, DRAM \leftrightarrow disk, etc.
 - Well-written programs tend to exhibit good locality
- These properties complement each other beautifully
- They suggest an approach for organizing memory and storage systems known as a memory hierarchy



Examples of caches in the hierarchy

Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By
Registers	8-byte words	CPU core	0	Compiler
TLB	Address translations	On-Chip TLB	0	Hardware
L1 cache	64-bytes block	On-Chip L1	1	Hardware
L2 cache	64-bytes block	Off-Chip L2	10	Hardware
Virtual Memory	4-KB page	Main memory	100	Hardware+OS
Buffer cache	Parts of files	Main memory	100	OS
Network buffer cache	Parts of files	Local disk	10,000,000	AFS/NFS client
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server

Source : R. Bryant, D. O'Hallaron. *CSAPP 2nd edition*

The memory hierarchy - Trends



The memory hierarchy – An analogy

Memory layer	Access latency	Analogy 1	Analogy 2
CPU register	1 cycle ~0.3 ns	1 s	Your brain
L1 cache	0.9 ns	3 s	This room
L2 cache	2.8 ns	9 s	This floor
L3 cache	12.9 ns	43 s	This building
Main memory	120 ns	6 minutes	This campus
Solid state disk (SSD)	50-150 µs	2-6 days	The distance/analogy
Hard disk drive (HDD)	1-10 ms	1-12 months	depends on the vehicle that you
Main memory of a remote server (over the Internet)	~100 ms	1 century	consider
Optical storage (DVDs) and tapes	seconds	Several millennia	

(Inspired by presentations by Jim Gray, Brendan Gregg and Jeff Antwood.

http://blog.codinghorror.com/the-infinite-space-between-words/).

See also: https://gist.github.com/hellerbarde/2843375#file-latency_humanized-markdown

The memory hierarchy – yet another summary (1/2)

L1 cache reference	0.	5 ns			
Branch mispredict	5	ns			
L2 cache reference	7	ns			14x L1 cache
Mutex lock/unlock	25	ns			
Main memory reference	100	ns			20x L2 cache, 200x L1 cache
Compress 1K bytes with Zippy	3,000	ns	3 us		
Send 1K bytes over 1 Gbps network	10,000	ns	10 us		
Read 4K randomly from SSD*	150,000	ns	150 us		~1GB/sec SSD
Read 1 MB sequentially from memory	250 , 000	ns	250 us		
Round trip within same datacenter	500 , 000	ns	500 us		
Read 1 MB sequentially from SSD*	1,000,000	ns	1,000 us	1 ms	~1GB/sec SSD, 4X memory
Disk seek	10,000,000	ns	10,000 us	10 ms	20x datacenter roundtrip
Read 1 MB sequentially from disk	20,000,000	ns	20,000 us	20 ms	80x memory, 20X SSD
Send packet CA->Netherlands->CA	150,000,000	ns	150,000 us	150 ms	

- Sources :
 - <u>https://gist.github.com/jboner/2841832</u>
 - <u>http://i.imgur.com/k0t1e.png</u>

The memory hierarchy – yet another summary (2/2)

Latency Numbers Every Programmer Should Know



- <u>https://gist.github.com/jboner/2841832</u>
- http://i.imgur.com/k0t1e.png
- <u>https://colin-scott.github.io/personal_website/research/interactive_latency.html</u>

Summary

- Computers are built with a **memory hierarchy**
 - Registers, multiple levels of cache, main memory
 - Data is brought in bulk (cache line) from a lower level (slower, cheaper, bigger) to a higher level
 - When the cache is full, we need a policy to decide what should stay in cache and what should be replaced
 - Hopefully the data brought in a cache line is reused soon
 - Temporal locality
 - Spatial locality
 - Programs must be aware of the memory hierarchy (at least to some extent)

Some advanced details & recent changes

The memory hierarchy is (deeply) changing

- Non uniform memory access times (NUMA)
- Non volatile memory (NVM)
- High-bandwidth memory (HBM)
- Pooled / far / disaggregated memory
- Bonus: Some additional numbers

NUMA: Non uniform memory access times

 Most multiprocessor architectures nowadays have a distributed memory topology which results in non-uniform memory latencies (NUMA) for accessing DRAM addresses (and also I/O devices)



(source: B. Gregg. Systems Performance – 2nd edition. Pearson. 2020.)

Non volatile memory (1/5)

Emerging technology: Non Volatile Memory (NVM)

- Also known as "Storage Class Memory" (SCM) or "Persistent Memory" (PM or Pmem)
- Like traditional RAM:
 - Fast
 - Directly accessible by the CPUs, at byte-level granularity
- Like disks:
 - Cheap cost per byte, high storage density
 - No energy consumption when idle
 - Persistent

Non volatile memory (2/5)

NVM: Various physical technologies

Technology	Read latency	Write latency	Density	Cost
DRAM (baseline)	15 ns	15 ns	Low	\$\$\$\$
PCM	50 ns	500 ns	Medium	\$\$
ReRAM	10 ns	50 ns	High	\$\$\$\$
STT-MRAM	10 ns	50 ns	Low	\$\$\$
CNT	< 50 ns	< 50 ns	High	\$\$\$

(source: M. Seltzer et al. An NVM Carol. ICDE 2018.)

Non volatile memory (3/5)

An example: Intel Optane DC Persistent Memory

Property	DRAM	Intel PM
Sequential read latency (ns)	81	169 (2.08×)
Random read latency (ns)	81	305 (3.76×)
Store + flush + fence (ns)	86	91 (1.05×)
Read bandwidth (GB/s)	120	39.4 (0.33×)
Write bandwidth (GB/s)	80	13.9 (0.17×)

Table 2. PM Performance. The table shows performance characteristics of DRAM, PM and the ratio of PM/DRAM, as reported by Izraelevitz et al. [18].

Sources:

- R. Kadekodi et al. SplitFS: Reducing Software Overhead in File Systems for Persistent Memory. SOSP 2019.
- J. Izraelevitz et al. Basic Performance Measurements of the Intel Optane DC Persistent Memory Module. CoRR abs/1903.05714 (2019).

Non volatile memory (4/5)



(source: S. Scargall. Programming Persistent Memory. Apress. 2020)

Non volatile memory (5/5)

- NVM technology may become mainstream ...
- What will be the impact of NVM on:
 - The hardware memory hierarchy?
 - The software stack?

HBMM: High-bandwidth main memory (1/2)

- Some use cases have very demanding requirements in terms of memory bandwidth.
 - Examples: GPUs, High-speed networks
- Traditional DRAM technologies cannot handle such high throughput.
- New HBMM (a.k.a "HBM") technologies offer another trade-off:
 - Higher latencies but higher throughput

HBMM: High-bandwidth main memory (2/2)



(source: P. Levis. It's the end of DRAM as we know it. IETF ANRW July 2023.)

Pooled / far / disaggregated memory (1/2)

- Recent & emerging hardware interconnect technologies (such as the CXL standard) are enabling new memory topologies and use cases.
- In particular, they facilitate the access of "remote"/"far" main memory:
 - Memory available in another (nearby) server
 - (Extensible) Pool of physical memory shared between several servers
- This enables more flexible and efficient usage of memory resources (and possibly data sharing)

Pooled / far / disaggregated memory (2/2)



Figure 2: Latency characteristics of memory technologies.

(source: H. Al-Maruf. TPP: Transparent Page Placement for CXL-Enabled Tiered-Memory. ASPLOS 2023.)

More generally: System events and their latencies

Event	Latency Range			
Nanosecond events				
Register access [Lev09]	0.4ns			
L1 cache hit [Lev09]	1ns			
Branch mispredict [Lev09]	3ns			
L2 cache hit [Lev09]	4ns			
L3 cache hit [Lev09]	12ns-40ns			
DRAM access [Lev09]	100ns			
Switch Layer 1 [Exa18a]	2.4ns-4.6ns			
Switch Layer 2 (cut-through) [Pao10; Neta]	330ns-500ns			
PCIe Interconnect [NAZ ⁺ 18]	400ns-900ns			
1m vacuum	3.3ns			
1m copper	4.3ns			
1m fibre	4.9ns			
Microsecond events				
NIC [Exa18b]	880ns-1.2µs			
Switch Layer 2 (store-and-forward) [Netb]	<4µs			
Data centre network propagation delay [MLD+15]	1µs-10µs			
Intel Optane memory access [Int18e]	<10µs			
NVMe SSD I/O [Int18d]	18µs-77µs			
SATA SSD I/O [Int18c]	36µs-37µs			
Millisecond events				
HDD I/O [AA15]	6ms-13.2ms			
London-San Francisco RTT	152ms			

(Source: D. A. Popescu. Latency-driven performance in data centres. 2019.)